Abstract -This paper presents an 8-b digital to analog converter (DAC) and 8-b analog to digital converter (ADC) for high-temperature applications. The pair of data converters were designed in a 1.2-¯m silicon carbide CMOS process and have been tested from 25°C to 400°C. At 400°C, the DAC has a maximum differential nonlinearity (DNL) and integral nonlinearity (INL) error of 1.2 least significant bit (LSB) and 2.7 LSB, respectively, while the offset and the gain error are 5.9 and 2.7 LSB. The ADC has a maximum DNL and INL error of 3.6 and −3 LSB, respectively, while the offset error is −7 LSB and the gain error is 2.6 LSB. The ADC has an SNDR = 32.15 dB and effective number of bits = 5.05 b at 300°C. The DAC is the first of its kind in silicon carbide CMOS, while the ADC is the first reported at temperatures over 300°C.
which is typically ∼170°C for diode-junction isolated Si and ∼225°C for silicon on insulator [3] . The emergence of new substrates, such as gallium arsenide (GaAs), gallium nitride (GaN), and silicon carbide (SiC), has made possible the use of ICs for harsh environmental applications [4] , [5] .
Of the new materials, the two wide bandgap materials, GaN and SiC are well equipped to handle high-temperature and high-system voltages. The bandgap of these materials (3.26 eV for 4H-SiC, 3 eV for 6H-SiC, and 3.39 eV for GaN) is roughly three times that of bulk Si [6] . This makes the leakage current in these materials much lower at high temperatures, whereas the six to seven times larger electric breakdown field than silicon allows these to be able to withstand much higher system voltages [6] . SiC has one extra advantage in that its thermal conductivity is three times more than GaN or Si, allowing the heat generated in the circuit itself to be dissipated more easily [6] , [7] . All these factors have led to following, while GaN and GaAs have been found to be of excellent value in high-frequency and high-voltage applications [8] , SiC has proven to be the most effective material for hightemperature electronics [9] . And for industrial applications, where high temperature and high voltage become the critical criteria for device choice, SiC ICs can provide robust and reliable systems, such as data acquisition and on-site control. This paper demonstrates performance of a pair of 8-b SiC data converters at up to 400°C, which, if partnered with a SiC transceiver [10] , can provide important site data and control options from a remote processor.
II. HIGH TEMPERATURE SC INTEGRATED CIRCUITS
The first SiC ICs reported were fabricated using wafers of the 6H-SiC polytype. These were generally standard gate logic circuits working at high temperature. These included digital circuits in CMOS [11] as well as all nMOS [12] ICs. An operational amplifier in 6H-SiC CMOS [12] was also reported in the early research period. In recent years, the preferred variant of SiC polytype material has become 4H due to its superior isotropic behavior. Recent ICs include a linear regulator [13] and under voltage lockout [14] circuits in an all-nMOS process with 2-μm minimum feature size that was developed by Cree (now Wolfspeed). Along with the regular MOSFET process, SiC circuits have also been developed using MESFET, junction FET, and bipolar junction transistor [15] [16] [17] . While these advances show great promise for SiC as a viable option at high temperature, the possibility 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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to incorporate complex digital control by the use of CMOS SiC provides the greatest speed, density, and efficiency in the use of ICs for harsh environment applications. To facilitate this need, Raytheon UK has developed SiC CMOS process with a minimum feature size of 1.2 μm called HiTSiC [18] . This process has successfully demonstrated circuits designed in this process to be operational up to 400°C. The Mixed Signal Computer Aided Design (MSCAD) laboratory at the University of Arkansas in partnership with Ozark Integrated Circuits Inc., have successfully demonstrated the possibility of designing various building block analog and mixed signal circuits for reference, control, and protection circuits in this process by using models and a process design kit (PDK) the team developed [19] . These include a library of standard digital parts for very high-temperature applications [20] , voltage and current references [21] , comparator and op amp [22] , a phase-locked loop [23] , and a linear regulator [24] . The data converters presented in this paper were also developed in the same process, as was an RS-485 transceiver [10] . A bulk-Si digital to analog converter (DAC) has been reported at temperatures of over 225°C [25] , while a 500°C bipolar SiC DAC has also been recently reported [26] . However, the availability of an RS-485 transceiver, along with the development of area efficient complex digital circuits [27] in the HiTSiC process, makes the data converters presented here the foremost candidates for data acquisition systems for high-temperature applications.
III. DESIGN SCHEMATICS AND SIMULATION RESULTS
The SiC analog to digital converter (ADC) is a successive approximation register (SAR) ADC and consists an 8-b DAC, a digital controller, and several analog components. The DAC itself was also designed to be used as a stand-alone part (initially reported in [28] ).
The DAC is based on the classic R-2R ladder topology [29] with a low input common mode buffer amplifier for output drive, while the ADC is an SAR ADC that uses a low input common mode comparator [22] . Along with the schematics, design considerations and simulation results are provided in this section.
A. Digital to Analog Converter
The schematic of the DAC is shown in Fig. 1 . The buffer amplifier, not shown in the schematic, was used in a unity configuration is an instance of the SiC op amp reported in [22] . The op amp is a pMOS input two-stage Miller compensated op amp and has a nominal dc gain of 60 dB and unity gain bandwidth of 1 MHz. The minimum input common mode is not as low as zero (∼0.25 V). This limits the valid output range of the DAC from 0.2 to 5 V (code 10 to 255).
The nominal supply for the data converters circuits is 15 V. The reference voltage for the DAC was chose to be 5 V, which put it well within the input common mode of the buffer amplifier (0-9.6 V for a supply of 15 V). The data converters were also tested for a reference voltage of 8 V, which means they could be used for a higher input/output voltage range. Given the relatively low full scale voltage, and the threshold voltage of the pFET devices over nFET devices, the switches used in this configuration were all selected to be nFET devices. Even at the highest bits, and lower supply, this would ensure a 7 V drive for the nFET switches.
Since no statistical data were available from the models, the determination of the value for the least significant bit (LSB) was based on a conservative assumption of the offset contribution from various parts of a circuits. These included resistor mismatch, switch resistance mismatch, and the differential pair mismatch in the op amp. The LSB was assumed to be ∼20 mV, which led to a total number of steps of 5 V/20 mV = 250. Hence, it was determined to use an 8-b DAC. With the availability of statistical models and Monte Carlo simulations as the SiC process develops, this LSB value can potentially be further reduced. From Fig. 1 , the maximum current sourced from the reference voltage, VREF would be 5 V/2R, where R is the unit resistance. That current sink was taken to be 250 μA, which led to a unit resistance of 20 k . The nMOS FET switches used were all 20/1.2 μm nFETs with multiplicity (M) = 8. The inverters used in the schematic were three times the size of the unit inverter-a CMOS inverter with a 12/1.2 μm pFET and a 4/1.2 μm nFET. Simulation results are only presented for up to 300°C, because devices were only modeled to that temperature. The DAC has an LSB of 19.53 mV (5 V/256 = 19.53 mV). The integral nonlinearity (INL) and the differential nonlinearity (DNL) of the circuits are considerably worse at low output voltages due to the input common mode limitation of the output buffer. However, after the initial error, the INL and DNL errors are both less than 1 LSB (output > 200 mV). The INL and DNL error curves are plotted for the full DAC range at 300°C in Fig. 2 .
The simulated values for the INL and DNL errors for the 8-b DAC, at a full scale of 5 V, with the exclusion of the initial ten codes, at different temperatures are shown in Table I .
B. Analog to Digital Converter
The SAR ADC uses the above-described DAC and its specifications are derived from those of the DAC. The ADC uses a ten clock cycle sequence to complete the full onversion-eight to switch through the 8-b DAC, while the other two are used for register data read and reset. The block diagram for the SAR ADC is shown in Fig. 3 . Although generally a part of the ADC, the sample and hold circuit is bypassed in the measurement and simulation of the ADC in this paper, by applying the input voltage straight to the input of the comparator.
The SAR ADC employs a binary search technique to approximate the output. It sets the DAC output to half scale and compares it to the input voltage. Based on the output of the comparator, it then narrows its range by setting the DAC output in the next clock cycle to be either one-fourth (if input < half scale) or three-fourth (if input > half scale). Thus, the full conversion is set by changing each consecutive bit high and comparing whether to keep it as high or revert it back low based on the comparator output. The flow chart is shown in Fig. 4 .
The ADC was simulated at temperatures of 25°C, 100°C, 200°C, and 300°C. The ADC was simulated with the DAC and the comparator in the transistor level and the SAR logic block as a verilogA model. The logic block is a purely digital block and using a transistor level model would not add any significant effect to the simulation. In order to speed up simulation time, the input voltage was stepped at 5 mV Table II . The performance of the data converters is heavily affected by component offsets and other device characteristics that are not modeled as extensively as in a commercially available PDK. As can be expected from "idealized" schematic versions of the components, the ADC INL and DNL numbers are low. Since no random offset is present, the offset error is also very low.
IV. TEST SETUP AND EXPERIMENTAL RESULTS
The 8-b R-2R DAC and the 8-b SAR ADC were fabricated on a 5 mm × 5 mm subreticle, which was packaged in a ceramic leaded chip carrier package and mounted on a Rogers-45 printed circuit board for high temperature testing. An aluminum stand was used to support the board, while a conductive connection was established between the base of the aluminum structure and the bottom of the ceramic package. The test apparatus was then placed on a hot plate, and the temperature sensing thermocouple was positioned at the meeting point of the ceramic package and the aluminum heat conduit (Fig. 6) . This allows for a good measurement of the package and die temperature when the hot plate is turned on.
A. Digital to Analog Converter Results
The DAC outputs over the full range of codes for 25°C, 300°C, and 400°C are shown in Fig. 7 .
The DAC shows considerably more nonlinearity at low temperatures than at high temperatures. The main reason for this is the temperature variability of the on-chip polyresistance and the FET switch resistance. A comparatively lower value of the polyresistance meant that the FET resistance has a higher dominant factor in the linearity of the data converter. As temperature rises, the nFET switch has a lower channel resistance. This reduces the nonlinearity error in the data converter. Table III shows the resistance of the unit resistor (R) and the FET along with the decreasing ratio of the FET resistance to the unit resistance at different temperatures.
This nonlinearity can be seen more clearly in the INL and DNL curves at 25°C and 400°C, as shown in Figs. 8 and 9 , respectively. The offset and gain error for the DAC are 9.2 LSB and 6.2 LSB at 25°C, respectively, whereas they are 5.9 and 2.7 LSB at 400°C, respectively. The gain and offset errors are calculated by using a best fit curve, y = mx + c, where y is ADC voltage, and x is the code. The intercept, c is converted to LSBs to get the offset error, whereas the difference between the maximum values of the best fit and the ideal conversion curve (0-5 V) is converted to LSBs for the gain error.
B. Analog to Digital Converter Results
The ADC was tested using a 320-kHz clock with an effective data acquisition rate of 32 kHz. The clock speed is mostly limited by the low carrier mobility in SiC, the long routing layers due to the availability of only a single metal layer in the process, and the relatively low speed of the SiC digital controller and switches. The clock speed can be increased to 500/750 kHz at higher temperatures. This is a unique property of the SiC MOSFET that stems from the decrease of the inversion channel resistance with temperature. As temperature increases, effects, such as interface trap liberation, and more ionization of dopants in the crystal lattice, lead to higher gate excess voltage and ultimately result in faster MOSFET devices [30] . The ranges of the conversion of ADC with a full scale of 5 V at 25°C and 400°C are shown in Fig. 10 . Similar to the DAC, the ADC also has much better linearity at higher temperatures. In Fig. 10 , the dotted lines represent the actual measurements, whereas the lighter straight line denotes the ideal trend line. The improvement in the linearity is evident from the curves of DNL and INL of the ADC at 25°C are shown in Fig. 11 , and the DNL and INL at 400°C are shown in Fig. 12 .
The maximum (in absolute value) DNL and INL at 25°C are 11 and 7.1 LSB, respectively (Fig. 13 ), whereas they are 3.6 and −3 LSB at 400°C (Fig. 14) . The offset error is −10.2 LSB at 25°C and −7 LSB at 400°C from the best fit curves (Fig. 12) . The gain error is −5.8 LSB at 25°C and −2.5 LSB at 400°C.
The ADC was measured for a sine wave input at 200 Hz, with the outputs analyzed by the FFT tool in MATLAB. The resultant signal to noise ratio and effective number of bits (ENOB) are presented in Table VI .
C. Summary of Results
A comparison of the R-2R DAC performance metrics (DNL, INL, offset, and gain error) over the 25°C-400°C temperature range is shown in Table IV . The numbers in Table IV are for both a 5 V full scale and 8 V full scale. The summary of performance metrics for the SAR ADC for the 5 and 8 V full scales over the temperature range is given Table V. For both the ADC and the DAC, the 5 and 8 V full scale results are comparable, which leads to the conclusion that although designed for 5 V, this pair of data converters can be used for a full scale range of 8 V. Table VI shows the results of the analyses from the FFT of the 200-Hz sine wave conversion by the SAR ADC at 25°C, 100°C, 200°C, and 300°C. As expected, the ADC shows better performance at higher temperatures, despite the possibility that the test environment is noisier at high temperatures.
V. CONCLUSION
This paper has demonstrated the first ADC reported in SiC along with the first CMOS DAC. Both are 8-b converters and suited for a 32-kHz data acquisition system. These data converters have much better performance at higher temperature due to the physical properties of the SiC MOSFET and are ideally suited for industrial applications where the temperature can go up to over 300°C. The MSCAD lab is currently integrating these converters in a high-temperature data acquisition board along with high-temperature SiC sensors. And while there is room for improvement in the accuracy of the data converters, even at their present state they provide a great opportunity for system monitoring and control for hightemperature and harsh-environment applications, such as deep earth drilling, space and aviation, automotive engines, and other demanding industrial applications.
Future work would include the improvement of the linearity of the data converters and pairing it with on-chip voltage and current references that have already been developed in this process. The addition of the RS-485 transceiver and linear regulator on the integrated chip in addition with digital control logic systems that have already been developed would then open the door for a fully integrated remote data acquisition system.
